In order to achieve fault tolerance, highly reliable system often require the ability to detect errors as soon as they occur and prevent the speared of erroneous information throughout the system. Thus, the need for codes capable of detecting and correcting byte errors are extremely important since many memory systems use b-bit-per-chip organization. Redundancy on the chip must be put to make fault-tolerant design available. This paper examined several methods of computer memory systems, and then a proposed technique is designed to choose a suitable method depending on the organization of memory systems. The constructed codes require a minimum number of check bits with respect to codes used previously, then it is optimized to fit the organization of memory systems according to the requirements for data and byte lengths.
Introduction
In recent years, there has an increasing demand for efficient and reliable data transmission and storage systems. Fujiwara [1] insists that before designing a dependable system, we need to have enough knowledge of the system's faults, errors, and failures of the dependable techniques including coding techniques, and of the design process for practical codes. Saitoh and Imai [2] represent codes that are capable of correcting byte and detecting multiple unidirectional bytes, but it is efficient code when b≤8. They also propose in [3] a code, but it is not efficient code for b≤8. Zhang and Tu [4] propose a systematic t-EC/AUED codes which it's encoding and decoding is relatively easy, but it is efficient in the cases of t=1 and 2 and when k≤31.
S. Al-Bassam [5] presents an improved method to construct t error-correcting and all unidirectional error detecting codes (t-EC/AUED). Umanesan and Fujiwara [6] propose a class of codes called Single t/b-error Correcting-Single b-bit byte Error Detecting codes which have the capability of correcting random t-bit errors occurring within a single b-bit byte and simultaneously indicating single b-bit byte errors. Bose, Elmougy and Tallin [7] design some new classes of t-unidirectional error-detecting codes over Z m . Krishnan, Panigrahy and Parthasarathy [8] develop the error-correcting codes necessary to implement errorresilient ternary content addressable memories. They prove that the rate (ratio of data bits to total number of bits in the codewords) of the specialized error-correcting codes necessary for ternary content addressable memories cannot exceed 1/t, where t is the number of bit errors the code can correct. Naydenova and Kløve [9] study codes that can correct up to t symmetric errors and detect all unidirectional errors. Biiinck and van Tilborg gave a bound on the length of binary such codes. They gave a generalization of this bound to arbitrary alphabet size. This generalized Biiinck-van Tilborg bound, combined with constructions, is used to determine some optimal binary and ternary codes for correcting t symmetric errors and detecting all unidirectional errors. In computer memory, when data are stored in a byte-perchip, byte errors may be occurring. When both one to zero and zero to one error may occur, but they do not occur simultaneously in a single byte, the errors are called a unidirectional byte error, which is a kind of byte error [10] . 
Coding Theory
The theory and practice of error-correction coding is concerned with protection of digital information against the errors that occur during data transmission or storage. Many ingenious error correcting techniques based on a vigorous mathematical theory have been developed and have many important and frequent applications. The current problem with any high-speed data communication system such as storage medium is how to control the errors that occur during storing data in storage medium. In order to achieve reliable communication, designers should develop good codes and efficient decoding algorithms [11] . There are three types of faults transient, intermittent, and permanent faults. Transient faults are likely to cause a limited number of symmetric errors or multiple unidirectional errors. Also, intermittent faults, because of short duration, are expected to cause a limited number of errors. On the other hand, permanent faults cause either symmetric or unidirectional errors, depending on the nature of the faults. The most likely faults in some of the recently developed LSI/VLSI, ROM, and RAM memories (such as the faults that affect address decoders, word lines, power supply, and stuck-fault in a serial bus, etc.) cause unidirectional errors. The number of unidirectional errors cause by the above mentioned faults can be fairly large [12] . The errors that can occur because of the noise are many and varied. However, they can be classified into three main types: symmetric, asymmetric, and unidirectional errors [7] .
Error Control for Computer Main Memories
Error correcting codes have been used to enhance the reliability and data integrity of computer memory systems. The error correction can be incorporated in to the hardware. In particular the class of single error-correcting and double error-detecting (SEC-DED) binary codes has been successfully used to correct and detect errors associated with failures in semiconductor memories. The most effective organization is the so-called 1 bit per chip organization. In this organization, all bits of a code word are stored in different chips. Any type of failures in a chip can corrupt at the most 1 bit of the code word. As long as the errors do not line up in the same code word, multiple errors in the memory are correctable. Large scale integration (LSI) and very large scale integration (VLSI) memory systems offer significant advantages in size, speed, and weight over earlier memory systems.
These memories are normally packaged with multiple bit (or byte) per chip organization [13] . Coding techniques play a major role in segment the information in to m blocks each block of k-bit or it may be taken as a single block of length k (k=256, 512, 1024, 2048, 8192, 16384, 32768, 65536, 131072, 262144, 524288) according to the organized memory system in our research. BCH and RS code are two powerful approaches to error control coding in memory systems. The information segmented is the first step when information in a computer memory is written. Then this k-bit encoded in to n-bit called code word which consist of k-bit and r-bit parity check (n=k+r). This code word stored in memory. The decoding method used to obtain the information k with no errors according to the coding technique when a code word fetched from the storage.
Reed-Solomon Codes (RS Codes)
A RS code is a class of non binary BCH codes. It is also a cyclic symbol error-correcting code. The RS code represent a very important class of algebraic errorcorrecting codes, which has been used for improving the reliability of compact disc, digital audio tape and other data storage systems [14] . Secure communications systems commonly use RS code as one method for protection against jamming. RS codes are also used for error control in the data storage systems, such as magnetic drums and photo digital storage systems. A RS code is block sequence of finite field GF ( , and the coefficients gi, 0≤ l ≤2t are also from GF (2 m ). An (n,k) RS code generated by g(x) is an (n,n-2t) cyclic code whose code vectors are multiples of g(x) [14, 15] . Consider RS codes with symbols from GF (2 m 
Let
d(x)=c n-k x n-k +c n-k+1 x n-k+1 +…+c n-1 x n-1 be the information polynomial and p(x)=c 0 +c 1 x+…+c n-k-1 x n-k-1 be the check polynomial. Then the encoded RS code polynomial is expressed by:
If we define the check digits as the negatives of the coefficients of y(x), i.e, p(x) = -y(x), it follows that:
This ensures that the code polynomial c(x) is multiple of g(x). Thus, the RS encoder will perform the above division process to obtain the check polynomial p(x) [14] . Theorem 1: A Reed-Solomon code is a maximum distance code, and the minimum distance is n-k+1. This tells us that for fixed (n,k), no code can have a larger minimum distance than a RS code. This is often a strong justification for using RS codes. RS codes always have relatively short block length as compared to other cyclic codes over the same alphabet [16] . In decoding a RS code (or any non binary BCH code), the same three steps used for decoding a binary BCH code are required, in addition a fourth step involving calculation of the error value is required. The error value at the location corresponding to B 1 is given by the following equation: The decoding method of RS code is worth mentioning because of its considerable theoretical interest, even though it is impractical [15] .
Byte-Per-Chip Memory Organization
In many computer memory and VLSI circuits unidirectional errors are known to be predominant protection must be against combinations of unidirectional and random errors because random byte errors also appear from intermittent faults in memories. Thus it is very important to have such codes for protection of byte organized memories. This code is optimal, thus it is the only SbEC-DbEC code with three check bytes but for a given size b(b<16) there is only one or two value of information. Here H v as the H 0 matrix shown in Eq. (7) is adapted. An S2EC-D2ED code, whose H 1 matrix has five rows, can be constructed from H v and H w'' . In the same manner, the SbEC-DbED codes whose H 0 matrices have odd number are obtained in the same way. If even number of rows is required (in this example), matrix Hw' can be shown as follows:
The code length N for the proposed codes is given as follows: It is important to know that r is a parity check digits in bits, n is the code word length and k is the information length in all tables observer in this paper. The Parameters of SbEC-DbED RS codes are illustrated in table (2) . When the code is shortening Theorem 2 [17] : Let H be the parity check matrix of a (n,n-r) linear SbEC-DbED code over GF (2 b ). The (2n, 2n-r-1) linear code over GF (2 b ) defined by the parity check matrix H'.
Eq. (13) is a SbEC-DbED code. (6) is presented. Since the two chip failure no longer takes place at the same time, these parameters can be used. Codes for only SbEC-DbED are proposed. So these codes can not recognize all the unidirectional errors which occur in bbit-per-chip memory organization. Wherefore code that fits memory organized in b-bit-per-chip fashion, and 4<b<16 is constructed.
Conclusions
The most likely faults in many computer memories cause unidirectional errors, thus a detection of unidirectional errors is required. In addition, byte-errorcorrecting/detecting codes are useful for protection against byte errors which tend to occur when data are stored in byte-per-chip memory organization. A proposed technique for constructing SbEC-DbED codes is presented in this paper that can be practically applied to large capacity memory units. 
